Semiconductor device

ABSTRACT

A semiconductor device includes first and second fin-shaped silicon layers on a substrate, each corresponding to the dimensions of a sidewall pattern around a dummy pattern. First and second pillar-shaped silicon layers reside on the first and second fin-shaped silicon layers, respectively. An n-type diffusion layer resides in an upper portion of the first fin-shaped silicon layer and in upper and lower portions of the first pillar-shaped silicon layer. A p-type diffusion layer resides in an upper portion of the second fin-shaped silicon layer and upper and lower portions of the second pillar-shaped silicon layer. First and second gate insulating films and metal gate electrodes are around the first and second pillar-shaped silicon layers, respectively. A metal gate line is connected to the first and second metal gate electrodes and extends in a direction perpendicular to the first and second fin-shaped silicon layers.

RELATED APPLICATIONS

This application is a continuation application of U.S. patent application Ser. No. 14/289,919, filed May 29, 2014, now U.S. Pat. No. 9,035,384, which is a continuation of U.S. patent application Ser. No. 13/693,524, filed Dec. 4, 2012, now U.S. Pat. No. 8,772,175, which claims benefit of the filing date of Provisional U.S. Patent Application Ser. No. 61/577,189, filed Dec. 19, 2011, the entire contents of which are hereby incorporated by reference.

BACKGROUND OF THE INVENTION

1. Technical Field

The present invention relates to a semiconductor device.

2. Description of the Related Art

Semiconductor integrated circuits, particularly integrated circuits using MOS transistors, are increasing in integration. With increases in integration, MOS transistors used in the integrated circuits are increasingly made finer up to a nano region. Finer MOS transistors have the problem of difficulty in suppressing leak currents and difficulty in decreasing the areas occupied by circuits because of the demand for securing necessary amounts of currents. In order to resolve the problem, there have been proposed surrounding gate transistors (SGT) having a structure in which a source, a gate, and a drain are disposed in a direction vertical to a substrate, and the gate surrounds a pillar-shaped semiconductor layer (for example, Japanese Unexamined Patent Application Publication Nos. 2-71556, 2-188966, and 3-145761).

By using a metal for a gate electrode instead of using polysilicon, depletion can be suppressed, and the resistance of the gate electrode can be decreased. However, a manufacturing process after a metal gate is formed must be one in which metal contamination by the metal gate is always taken into consideration.

In addition, in order to satisfy both a metal gate process and a high-temperature process for usual MOS transistors, a metal gate last process is used for actual products, in which a metal gate is formed after a high-temperature process (IEDM 2007 K. Mistry, et. al., pp. 247-250). The gate is formed using polysilicon, and then an interlayer insulating film is deposited. Then, the polysilicon gate is exposed by chemical mechanical polishing and etched, followed by deposition of a metal. Therefore, in order to satisfy both the metal gate process and the high-temperature process, the metal gate last process must be used for SGT, in which a metal gate is formed after the high-temperature process. Since, in the SGT, the top position of the pillar-shaped silicon layer is higher than the gate, some consideration is required for using the metal gate last process.

In addition, usual MOS transistors use a first insulating film in order to decrease a parasitic capacitance between gate line and a substrate. For example, in FINFET (IEDM 2010 CC. Wu, et. al., 27.1.1-27.1.4.), a first insulating film is formed around a fin-shaped semiconductor layer and then etched back to expose the fin-shaped semiconductor layer, thereby decreasing the parasitic capacitance between the gate line and the substrate. Also, in SGT, the first insulating film must be used for decreasing the parasitic capacitance between the gate line and the substrate. The SGT includes the pillar-shaped semiconductor layer in addition to the fin-shaped semiconductor layer, and thus some consideration is required for forming the pillar-shaped semiconductor layer.

On the other hand, FIN FET has been known, in which two transistors are formed from one dummy pattern (for example, Japanese Unexamined Patent Application Publication No. 2011-71235). A sidewall is formed around the dummy pattern and used as a mask for etching a substrate to form a fin, thereby forming two transistors from one dummy pattern.

Since the two transistors are formed, one of the transistors can be used as an nMOS transistor and the other one can be used a pMOS transistor.

SUMMARY OF THE INVENTION

Accordingly, an object is to decrease a parasitic capacitance between a gate line and a substrate, provide a CMOS SGT manufacturing method for forming nMOS SGT and pMOS SGT from one dummy pattern using a gate last process, and provide a resulting SGT structure.

A semiconductor device of the present invention includes a semiconductor device comprising: a first fin-shaped silicon layer on a substrate; a second fin-shaped silicon layer on the substrate, where the first fin-shaped silicon layer and the second fin-shaped silicon layer correspond to the dimensions of a sidewall pattern around a dummy pattern; a first insulating film around the first fin-shaped silicon layer and the second fin-shaped silicon layer; a first pillar-shaped silicon layer on the first fin-shaped silicon layer; a second pillar-shaped silicon layer on the second fin-shaped silicon layer; an n-type diffusion layer in an upper portion of the first fin-shaped silicon layer and a lower portion of the first pillar-shaped silicon layer; an n-type diffusion layer in an upper portion of the first pillar-shaped silicon layer; a p-type diffusion layer in an upper portion of the second fin-shaped silicon layer and a lower portion of the second pillar-shaped silicon layer; a p-type diffusion layer in an upper portion of the second pillar-shaped silicon layer; a gate insulating film around the first pillar-shaped silicon layer; a first metal gate electrode around the gate insulating film; a gate insulating film around the second pillar-shaped silicon layer; a second metal gate electrode around the gate insulating film; and a metal gate line connected to the first metal gate electrode and to the second metal gate electrode and extending in a direction perpendicular to the first fin-shaped silicon layer and the second fin-shaped silicon layer.

According to the present invention, it is possible to decrease a parasitic capacitance between a gate line and a substrate, provide a CMOS SGT manufacturing method for forming nMOS SGT and pMOS SGT from one dummy pattern using a gate last process, and provide a resulting SGT structure. The manufacturing method is based on a conventional FINFET manufacturing method in which a sidewall is formed around a dummy pattern and used as a mask for etching a substrate to form a fin, thereby forming two transistors from one dummy pattern, and thus two SGTs can be easily formed from one dummy pattern.

Since the two SGTs including one serving as nMOS SGT and the other one serving as pMOS SGT are formed, one CMOS SGT can be formed from one dummy pattern, and thus CMOS SGT with high integration can be provided.

In addition, a silicide is generally formed in an upper portion of a pillar-shaped silicon layer, but a silicide must be formed after a polysilicon gate is formed because the deposition temperature of polysilicon is higher than the silicide formation temperature. Therefore, when the silicide is formed in an upper portion of a silicon column, a hole is formed on a polysilicon gate electrode after the polysilicon gate is formed, the silicide is formed after a sidewall composed of an insulating film is formed on the sidewall of the hole, and then the hole is filled with an insulating film, thereby causing the problem of increasing the number of manufacturing steps. Therefore, the diffusion layers are formed before the polysilicon gate electrode and the polysilicon gate line are formed, the pillar-shaped silicon layer is covered with the polysilicon gate electrode, and the silicide is formed only in an upper portion of the fin-shaped silicon layer. Therefore, a usual metal gate last manufacturing method can be used, in which a gate is formed using polysilicon, the interlayer insulating film is deposited, the polysilicon gate is exposed by chemical mechanical polishing and then etched, and then a metal is deposited, thereby facilitating the formation of metal gate CMOS SGT.

BRIEF DESCRIPTION OF THE DRAWING

FIG. 1(a) is a plan view of a semiconductor device according to the present invention, FIG. 1(b) is a sectional view taken along line X-X′ in FIG. 1(a), and FIG. 1(c) is a sectional view taken along line Y-Y′ in FIG. 1(a).

FIG. 2(a) is a plan view of a method for manufacturing a semiconductor device according to the present invention, FIG. 2(b) is a sectional view taken along line X-X′ in FIG. 2(a), and FIG. 2(c) is a sectional view taken along line Y-Y′ in FIG. 2(a).

FIG. 3(a) is a plan view of a method for manufacturing a semiconductor device according to the present invention, FIG. 3(b) is a sectional view taken along line X-X′ in FIG. 3(a), and FIG. 3(c) is a sectional view taken along line Y-Y′ in FIG. 3(a).

FIG. 4(a) is a plan view of a method for manufacturing a semiconductor device according to the present invention, FIG. 4(b) is a sectional view taken along line X-X′ in FIG. 4(a), and FIG. 4(c) is a sectional view taken along line Y-Y′ in FIG. 4(a).

FIG. 5(a) is a plan view of a method for manufacturing a semiconductor device according to the present invention, FIG. 5(b) is a sectional view taken along line X-X′ in FIG. 5(a), and FIG. 5(c) is a sectional view taken along line Y-Y′ in FIG. 5(a).

FIG. 6(a) is a plan view of a method for manufacturing a semiconductor device according to the present invention, FIG. 6(b) is a sectional view taken along line X-X′ in FIG. 6(a), and FIG. 6(c) is a sectional view taken along line Y-Y′ in FIG. 6(a).

FIG. 7(a) is a plan view of a method for manufacturing a semiconductor device according to the present invention, FIG. 7(b) is a sectional view taken along line X-X′ in FIG. 7(a), and FIG. 7(c) is a sectional view taken along line Y-Y′ in FIG. 7(a).

FIG. 8(a) is a plan view of a method for manufacturing a semiconductor device according to the present invention, FIG. 8(b) is a sectional view taken along line X-X′ in FIG. 8(a), and FIG. 8(c) is a sectional view taken along line Y-Y′ in FIG. 8(a).

FIG. 9(a) is a plan view of a method for manufacturing a semiconductor device according to the present invention, FIG. 9(b) is a sectional view taken along line X-X′ in FIG. 9(a), and FIG. 9(c) is a sectional view taken along line Y-Y′ in FIG. 9(a).

FIG. 10(a) is a plan view of a method for manufacturing a semiconductor device according to the present invention, FIG. 10(b) is a sectional view taken along line X-X′ in FIG. 10(a), and FIG. 10(c) is a sectional view taken along line Y-Y′ in FIG. 10(a).

FIG. 11(a) is a plan view of a method for manufacturing a semiconductor device according to the present invention, FIG. 11(b) is a sectional view taken along line X-X′ in FIG. 11(a), and FIG. 11(c) is a sectional view taken along line Y-Y′ in FIG. 11(a).

FIG. 12(a) is a plan view of a method for manufacturing a semiconductor device according to the present invention, FIG. 12(b) is a sectional view taken along line X-X′ in FIG. 12(a), and FIG. 12(c) is a sectional view taken along line Y-Y′ in FIG. 12(a).

FIG. 13(a) is a plan view of a method for manufacturing a semiconductor device according to the present invention, FIG. 13(b) is a sectional view taken along line X-X′ in FIG. 13(a), and FIG. 13(c) is a sectional view taken along line Y-Y′ in FIG. 13(a).

FIG. 14(a) is a plan view of a method for manufacturing a semiconductor device according to the present invention, FIG. 14(b) is a sectional view taken along line X-X′ in FIG. 14(a), and FIG. 14(c) is a sectional view taken along line Y-Y′ in FIG. 14(a).

FIG. 15(a) is a plan view of a method for manufacturing a semiconductor device according to the present invention, FIG. 15(b) is a sectional view taken along line X-X′ in FIG. 15(a), and FIG. 15(c) is a sectional view taken along line Y-Y′ in FIG. 15(a).

FIG. 16(a) is a plan view of a method for manufacturing a semiconductor device according to the present invention, FIG. 16(b) is a sectional view taken along line X-X′ in FIG. 16(a), and FIG. 16(c) is a sectional view taken along line Y-Y′ in FIG. 16(a).

FIG. 17(a) is a plan view of a method for manufacturing a semiconductor device according to the present invention, FIG. 17(b) is a sectional view taken along line X-X′ in FIG. 17(a), and FIG. 17(c) is a sectional view taken along line Y-Y′ in FIG. 17(a).

FIG. 18(a) is a plan view of a method for manufacturing a semiconductor device according to the present invention, FIG. 18(b) is a sectional view taken along line X-X′ in FIG. 18(a), and FIG. 18(c) is a sectional view taken along line Y-Y′ in FIG. 18(a).

FIG. 19(a) is a plan view of a method for manufacturing a semiconductor device according to the present invention, FIG. 19(b) is a sectional view taken along line X-X′ in FIG. 19(a), and FIG. 19(c) is a sectional view taken along line Y-Y′ in FIG. 19(a).

FIG. 20(a) is a plan view of a method for manufacturing a semiconductor device according to the present invention, FIG. 20(b) is a sectional view taken along line X-X′ in FIG. 20(a), and FIG. 20(c) is a sectional view taken along line Y-Y′ in FIG. 20(a).

FIG. 21(a) is a plan view of a method for manufacturing a semiconductor device according to the present invention, FIG. 21(b) is a sectional view taken along line X-X′ in FIG. 21(a), and FIG. 21(c) is a sectional view taken along line Y-Y′ in FIG. 21(a).

FIG. 22(a) is a plan view of a method for manufacturing a semiconductor device according to the present invention, FIG. 22(b) is a sectional view taken along line X-X′ in FIG. 22(a), and FIG. 22(c) is a sectional view taken along line Y-Y′ in FIG. 22(a).

FIG. 23(a) is a plan view of a method for manufacturing a semiconductor device according to the present invention, FIG. 23(b) is a sectional view taken along line X-X′ in FIG. 23(a), and FIG. 23(c) is a sectional view taken along line Y-Y′ in FIG. 23(a).

FIG. 24(a) is a plan view of a method for manufacturing a semiconductor device according to the present invention, FIG. 24(b) is a sectional view taken along line X-X′ in FIG. 24(a), and FIG. 24(c) is a sectional view taken along line Y-Y′ in FIG. 24(a).

FIG. 25(a) is a plan view of a method for manufacturing a semiconductor device according to the present invention, FIG. 25(b) is a sectional view taken along line X-X′ in FIG. 25(a), and FIG. 25(c) is a sectional view taken along line Y-Y′ in FIG. 25(a).

FIG. 26(a) is a plan view of a method for manufacturing a semiconductor device according to the present invention, FIG. 26(b) is a sectional view taken along line X-X′ in FIG. 26(a), and FIG. 26(c) is a sectional view taken along line Y-Y′ in FIG. 26(a).

FIG. 27(a) is a plan view of a method for manufacturing a semiconductor device according to the present invention, FIG. 27(b) is a sectional view taken along line X-X′ in FIG. 27(a), and FIG. 27(c) is a sectional view taken along line Y-Y′ in FIG. 27(a).

FIG. 28(a) is a plan view of a method for manufacturing a semiconductor device according to the present invention, FIG. 28(b) is a sectional view taken along line X-X′ in FIG. 28(a), and FIG. 28(c) is a sectional view taken along line Y-Y′ in FIG. 28(a).

FIG. 29(a) is a plan view of a method for manufacturing a semiconductor device according to the present invention, FIG. 29(b) is a sectional view taken along line X-X′ in FIG. 29(a), and FIG. 29(c) is a sectional view taken along line Y-Y′ in FIG. 29(a).

FIG. 30(a) is a plan view of a method for manufacturing a semiconductor device according to the present invention, FIG. 30(b) is a sectional view taken along line X-X′ in FIG. 30(a), and FIG. 30(c) is a sectional view taken along line Y-Y′ in FIG. 30(a).

FIG. 31(a) is a plan view of a method for manufacturing a semiconductor device according to the present invention, FIG. 31(b) is a sectional view taken along line X-X′ in FIG. 31(a), and FIG. 31(c) is a sectional view taken along line Y-Y′ in FIG. 31(a).

FIG. 32(a) is a plan view of a method for manufacturing a semiconductor device according to the present invention, FIG. 32(b) is a sectional view taken along line X-X′ in FIG. 32(a), and FIG. 32(c) is a sectional view taken along line Y-Y′ in FIG. 32(a).

FIG. 33(a) is a plan view of a method for manufacturing a semiconductor device according to the present invention, FIG. 33(b) is a sectional view taken along line X-X′ in FIG. 33(a), and FIG. 33(c) is a sectional view taken along line Y-Y′ in FIG. 33(a).

FIG. 34(a) is a plan view of a method for manufacturing a semiconductor device according to the present invention, FIG. 34(b) is a sectional view taken along line X-X′ in FIG. 34(a), and FIG. 34(c) is a sectional view taken along line Y-Y′ in FIG. 34(a).

FIG. 35(a) is a plan view of a method for manufacturing a semiconductor device according to the present invention, FIG. 35(b) is a sectional view taken along line X-X′ in FIG. 35(a), and FIG. 35(c) is a sectional view taken along line Y-Y′ in FIG. 35(a).

FIG. 36(a) is a plan view of a method for manufacturing a semiconductor device according to the present invention, FIG. 36(b) is a sectional view taken along line X-X′ in FIG. 36(a), and FIG. 36(c) is a sectional view taken along line Y-Y′ in FIG. 36(a).

FIG. 37(a) is a plan view of a method for manufacturing a semiconductor device according to the present invention, FIG. 37(b) is a sectional view taken along line X-X′ in FIG. 37(a), and FIG. 37(c) is a sectional view taken along line Y-Y′ in FIG. 37(a).

FIG. 38(a) is a plan view of a method for manufacturing a semiconductor device according to the present invention, FIG. 38(b) is a sectional view taken along line X-X′ in FIG. 38(a), and FIG. 38(c) is a sectional view taken along line Y-Y′ in FIG. 38(a).

FIG. 39(a) is a plan view of a method for manufacturing a semiconductor device according to the present invention, FIG. 39(b) is a sectional view taken along line X-X′ in FIG. 39(a), and FIG. 39(c) is a sectional view taken along line Y-Y′ in FIG. 39(a).

FIG. 40(a) is a plan view of a method for manufacturing a semiconductor device according to the present invention, FIG. 40(b) is a sectional view taken along line X-X′ in FIG. 40(a), and FIG. 40(c) is a sectional view taken along line Y-Y′ in FIG. 40(a).

FIG. 41(a) is a plan view of a method for manufacturing a semiconductor device according to the present invention, FIG. 41(b) is a sectional view taken along line X-X′ in FIG. 41(a), and FIG. 41(c) is a sectional view taken along line Y-Y′ in FIG. 41(a).

FIG. 42(a) is a plan view of a method for manufacturing a semiconductor device according to the present invention, FIG. 42(b) is a sectional view taken along line X-X′ in FIG. 42(a), and FIG. 42(c) is a sectional view taken along line Y-Y′ in FIG. 42(a).

FIG. 43(a) is a plan view of a method for manufacturing a semiconductor device according to the present invention, FIG. 43(b) is a sectional view taken along line X-X′ in FIG. 43(a), and FIG. 43(c) is a sectional view taken along line Y-Y′ in FIG. 43(a).

FIG. 44(a) is a plan view of a method for manufacturing a semiconductor device according to the present invention, FIG. 44(b) is a sectional view taken along line X-X′ in FIG. 44(a), and FIG. 44(c) is a sectional view taken along line Y-Y′ in FIG. 44(a).

FIG. 45(a) is a plan view of a method for manufacturing a semiconductor device according to the present invention, FIG. 45(b) is a sectional view taken along line X-X′ in FIG. 45(a), and FIG. 45(c) is a sectional view taken along line Y-Y′ in FIG. 45(a).

FIG. 46(a) is a plan view of a method for manufacturing a semiconductor device according to the present invention, FIG. 46(b) is a sectional view taken along line X-X′ in FIG. 46(a), and FIG. 46(c) is a sectional view taken along line Y-Y′ in FIG. 46(a).

FIG. 47(a) is a plan view of a method for manufacturing a semiconductor device according to the present invention, FIG. 47(b) is a sectional view taken along line X-X′ in FIG. 47(a), and FIG. 47(c) is a sectional view taken along line Y-Y′ in FIG. 47(a).

FIG. 48(a) is a plan view of a method for manufacturing a semiconductor device according to the present invention, FIG. 48(b) is a sectional view taken along line X-X′ in FIG. 48(a), and FIG. 48(c) is a sectional view taken along line Y-Y′ in FIG. 48(a).

FIG. 49(a) is a plan view of a method for manufacturing a semiconductor device according to the present invention, FIG. 49(b) is a sectional view taken along line X-X′ in FIG. 49(a), and FIG. 49(c) is a sectional view taken along line Y-Y′ in FIG. 49(a).

FIG. 50(a) is a plan view of a method for manufacturing a semiconductor device according to the present invention, FIG. 50(b) is a sectional view taken along line X-X′ in FIG. 50(a), and FIG. 50(c) is a sectional view taken along line Y-Y′ in FIG. 50(a).

FIG. 51(a) is a plan view of a method for manufacturing a semiconductor device according to the present invention, FIG. 51(b) is a sectional view taken along line X-X′ in FIG. 51(a), and FIG. 51(c) is a sectional view taken along line Y-Y′ in FIG. 51(a).

FIG. 52(a) is a plan view of a method for manufacturing a semiconductor device according to the present invention, FIG. 52(b) is a sectional view taken along line X-X′ in FIG. 52(a), and FIG. 52(c) is a sectional view taken along line Y-Y′ in FIG. 52(a).

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

A manufacturing process for forming a SGT structure according to an embodiment of the present invention is described below with reference to FIGS. 2 to 52.

A description is given of a manufacturing method for forming a first fin-shaped silicon layer and a second fin-shaped silicon layer on a substrate, forming a first insulating film around the first fin-shaped silicon layer and the second fin-shaped silicon layer, and forming a first pillar-shaped silicon layer on the first fin-shaped silicon layer and forming a second pillar-shaped silicon layer on the second fin-shaped silicon layer.

As shown in FIG. 2, a second oxide film 102 is formed for forming a dummy pattern on a silicon substrate 101. A nitride film or a laminated film of an oxide film and polysilicon may be used.

As shown in FIG. 3, a first resist 103 is formed for forming the dummy pattern.

As shown in FIG. 4, the second oxide film 102 is etched to form the dummy pattern 102.

As shown in FIG. 5, the first resist 103 is removed.

As shown in FIG. 6, a first nitride film 104 is deposited.

As shown in FIG. 7, the first nitride film 104 is etched to be left as a sidewall. Consequently, a first nitride film sidewall 104 is formed around the dummy pattern 102. The first nitride film sidewall 104 is used for etching silicon to form a first fin-shaped silicon layer 106 and a second fin-shaped silicon layer 105 which are connected to each other at the ends thereof to form a closed loop.

As shown in FIG. 8, the dummy pattern 102 is removed.

As shown in FIG. 9, the silicon substrate 101 is etched using the first nitride film sidewall 104 as a mask to form the first fin-shaped silicon layer 106 and the second fin-shaped silicon layer 105 which are connected to each other at the ends thereof to form a closed loop.

As shown in FIG. 10, a first insulating film 107 is formed around the first fin-shaped silicon layer 106 and the second fin-shaped silicon layer 105. As the first insulating film, an oxide film formed by high-density plasma, or an oxide film formed by low-pressure chemical vapor deposition may be used.

As shown in FIG. 11, the first nitride film sidewall 104 is removed. When the first nitride film sidewall 104 is removed during silicon etching or deposition of the oxide film, this step is not required.

As shown in FIG. 12, the first insulating film 107 is etched back to expose an upper portion of the first fin-shaped silicon layer 106 and an upper portion of the second fin-shaped silicon layer 105.

As shown in FIG. 13, a second resist 108 is formed so as to be perpendicular to the first fin-shaped silicon layer 106 and the second fin-shaped silicon layer 105. A portion where each of the first fin-shaped silicon layer 106 and the second fin-shaped silicon layer 105 intersects at right angles the second resist 108 becomes a pillar-shaped silicon layer. Since a linear resist can be used, the resist is unlikely to fall after patterning, thereby realizing a stable process.

As shown in FIG. 14, the first fin-shaped silicon layer 106 and the second fin-shaped silicon layer are etched. A portion where the first fin-shaped silicon layer 106 and the second resist 108 intersect at right angles becomes a first pillar-shaped silicon layer 110. A portion where the second fin-shaped silicon layer 105 and the second resist 108 intersect at right angles becomes a second pillar-shaped silicon layer 109. Therefore, the width of the first pillar-shaped silicon layer 110 is equal to the width of the first fin-shaped silicon layer 106. Also, the width of the second pillar-shaped silicon layer 109 is equal to the width of the second fin-shaped silicon layer 105.

As a result, a structure is formed, in which the first pillar-shaped silicon layer 110 is formed in an upper portion of the first fin-shaped silicon layer 106, the second pillar-shaped silicon layer 109 is formed in an upper portion of the second fin-shaped silicon layer 105, and the first insulating film 107 is formed around the first fin-shaped silicon layer 106 and the second fin-shaped silicon layer 105.

As shown in FIG. 15, the second resist 108 is removed.

Next, a description is given of a manufacturing method in which in order to use a gate-last process, n-type diffusion layers are formed by implanting impurities in an upper portion of the first pillar-shaped silicon layer 110, an upper portion of the first fin-shaped silicon layer 106, and a lower portion of the first pillar-shaped silicon layer 110, and p-type diffusion layers are formed by implanting impurities in an upper portion of the second pillar-shaped silicon layer 109, an upper portion of the second fin-shaped silicon layer 105, and a lower portion of the second pillar-shaped silicon layer 109.

As shown in FIG. 16, a third oxide film 111 is deposited, and a second nitride film 112 is formed. Since upper portions of the pillar-shaped silicon layers are subsequently covered with a gate insulating film and polysilicon gate electrodes, diffusion layers are formed in upper portions of the pillar-shaped silicon layers before covering of the pillar-shaped silicon layers.

As shown in FIG. 17, the second nitride film 112 is etched to be left as a sidewall.

As shown in FIG. 18, a third resist 113 is formed for forming the n-type diffusion layers by impurity implantation in an upper portion of the first pillar-shaped silicon layer 110, an upper portion of the first fin-shaped silicon layer 106, and a lower portion of the first pillar-shaped silicon layer 110.

As shown in FIG. 19, impurities such as arsenic or phosphorus are implanted to form a n-type diffusion layer 115 in an upper portion of the first pillar-shaped silicon layer 110, and n-type diffusion layers 116 and 117 in an upper portion of the first fin-shaped silicon layer 106.

As shown in FIG. 20, the third resist 113 is removed.

As shown in FIG. 21, the second nitride film 112 and the third oxide film 111 are removed.

As shown in FIG. 22, heat treatment is performed. The n-type diffusion layers 116 and 117 in an upper portion of the first fin-shaped silicon layer 106 are brought into contact with each other to form a n-type diffusion layer 118.

As shown in FIG. 23, a fourth oxide film 119 is deposited, and a third nitride film 120 is formed. Since upper portions of the pillar-shaped silicon layers are subsequently covered with a gate insulating film and polysilicon gate electrodes, diffusion layers are formed in upper portions of the pillar-shaped silicon layers before the pillar-shaped silicon layers are covered.

As shown in FIG. 24, the third nitride film 120 is etched to be left as a sidewall.

As shown in FIG. 25, a fourth resist 121 is formed for forming the p-type diffusion layers by impurity implantation in an upper portion of the second pillar-shaped silicon layer 109, an upper portion of the second fin-shaped silicon layer 105, and a lower portion of the second pillar-shaped silicon layer 109.

As shown in FIG. 26, impurities such as boron are implanted to form a p-type diffusion layer 122 in an upper portion of the second pillar-shaped silicon layer 109, and p-type diffusion layers 123 and 124 in an upper portion of the second fin-shaped silicon layer 105.

As shown in FIG. 27, the fourth resist 121 is removed.

As shown in FIG. 28, the third nitride film 120 and the fourth oxide film 119 are removed.

As shown in FIG. 29, heat treatment is performed. The p-type diffusion layers 123 and 124 in an upper portion of the second fin-shaped silicon layer 105 are brought into contact with each other to form a n-type diffusion layer 125.

As described above, in order to use the gate-last process, the n-type diffusion layers 115 and 118 are formed by impurity implantation in an upper portion of the first pillar-shaped silicon layer 110 and in an upper portion of the first fin-shaped silicon layer 106 and a lower portion of the first pillar-shaped silicon layer 110, and the p-type diffusion layers 122 and 125 are formed by impurity implantation in an upper portion of the second pillar-shaped silicon layer 109 and in an upper portion of the second fin-shaped silicon layer 105 and a lower portion of the second pillar-shaped silicon layer 109.

Since nMOS SGT and pMOS SGT can be formed as described above, a CMOS SGT can be formed from one dummy pattern.

In addition, when the line width of the dummy pattern is minimum feature size F, the distance between the first pillar-shaped silicon layer 110 and the second pillar-shaped silicon layer 109 is the minimum feature size F. Therefore, an allowance for alignment of a resist mask for impurity implantation can be made F/2, thereby making it easy to separate between pMOS and nMOS elements.

Next, a description is given of a manufacturing method for forming a first polysilicon gate electrode 127 a, a second polysilicon gate electrode 127 b, and a polysilicon gate line 127 c using polysilicon in order to use the gate-last process. In order to use the gate-last process, an interlayer insulating film is deposited, and then the polysilicon gate electrodes and the polysilicon gate line are exposed by chemical mechanical polishing. Therefore, it is necessary to prevent upper portions of the pillar-shaped silicon layers from being exposed by chemical mechanical polishing.

As shown in FIG. 30, a gate insulating film 126 is formed, and polysilicon 127 is deposited and then planarized. After planarization, the top position of the polysilicon 127 is higher than the gate insulating film 126 disposed on the n-type diffusion layer 115 in an upper portion of the first pillar-shaped silicon layer 110 and higher than the gate insulating film 126 disposed on the p-type diffusion layer 122 in an upper portion of the second pillar-shaped silicon layer 109. As a result, when in order to use the gate-last process, the polysilicon gate electrodes and the polysilicon gate line are exposed by chemical mechanical polishing after the interlayer insulating film is deposited, the upper portions of the pillar-shaped silicon layers are not exposed by chemical mechanical polishing.

In addition, a fourth nitride film 128 is deposited. The fourth nitride film 128 is a film which inhibits the formation of silicide in upper portions of the first polysilicon gate electrode 127 a, the second polysilicon gate electrode 127 b, and the polysilicon gate line 127 c when the silicide is formed in upper portions of the first fin-shaped silicon layer 106 and the second fin-shaped silicon layer 105.

As shown in FIG. 31, a fifth resist 129 is formed for forming the first polysilicon gate electrode 127 a, the second polysilicon gate electrode 127 b, and the polysilicon gate line 127 c. A portion corresponding to the gate line is preferably perpendicular to the first fin-shaped silicon layer 106 and the second fin-shaped silicon layer 105. This is because a parasitic capacitance between the gate line and the substrate is decreased.

As shown in FIG. 32, the fourth nitride film 128 is etched, and the polysilicon 127 is etched to form the first polysilicon gate electrode 127 a, the second polysilicon gate electrode 127 b, and the polysilicon gate line 127 c.

As shown in FIG. 33, the gate insulating film 126 is etched.

As shown in FIG. 34, the fifth resist 129 is removed.

The manufacturing method for forming, using polysilicon, the first polysilicon gate electrode 127 a, the second polysilicon gate electrode 127 b, and the polysilicon gate line 127 c in order to use the gate-last process is described above. After the first polysilicon gate electrode 127 a, the second polysilicon gate electrode 127 b, and the polysilicon gate line 127 c are formed, the top position of polysilicon is higher than the gate insulating film 126 on the n-type diffusion layer 115 in an upper portion of the first pillar-shaped silicon layer 110 and higher than the gate insulating film 126 on the p-type diffusion layer 122 in an upper portion of the second pillar-shaped silicon layer 109.

Next, a manufacturing method for forming silicides in an upper portion of the n-type diffusion layer 118 formed in an upper portion of the first fin-shaped silicon layer 106 and in an upper portion of the p-type diffusion layer 125 formed in an upper portion of the second fin-shaped silicon layer 105 is described.

A silicide is not formed in upper portions of the first polysilicon gate electrode 127 a, the second polysilicon gate electrode 127 b, and the polysilicon gate line 127 c, in the n-type diffusion layer 115 in an upper portion of the first pillar-shaped silicon layer 110, and in the p-type diffusion layer 122 in an upper portion of the second pillar-shaped silicon layer 109. When the silicide is formed in the n-type diffusion layer 115 in an upper portion of the first pillar-shaped silicon layer 110, and in the p-type diffusion layer 122 in an upper portion of the second pillar-shaped silicon layer 109, the manufacturing process is enlarged.

As shown in FIG. 35, a fifth nitride film 130 is deposited.

As shown in FIG. 36, the fifth nitride film 130 is etched to be left as a sidewall.

As shown in FIG. 37, a metal such as nickel or cobalt is deposited to form silicide 131 in upper portions of the n-type diffusion layer 118 and the p-type diffusion layer 125 formed in upper portions of the first fin-shaped silicon layer 106 and the second fin-shaped silicon layer 105, respectively. At this time, the first polysilicon gate electrode 127 a, the second polysilicon gate electrode 127 b, and the polysilicon gate line 127 c are covered with the fifth nitride film 130 and the fourth nitride film 128, and the n-type diffusion layer 115 in an upper portion of the first pillar-shaped silicon layer 110 and the p-type diffusion layer 122 in an upper portion of the second pillar-shaped silicon layer 109 are covered with the gate insulating film 126, the first polysilicon gate electrode 127 a, the second polysilicon gate electrode 127 b, and the polysilicon gate line 127 c, and thus a silicide is not formed in these portions.

The manufacturing method for forming a silicide in an upper portion of the n-type diffusion layer 118 in an upper portion of the first fin-shaped silicon layer 106 and in an upper portion of the p-type diffusion layer 125 in an upper portion of the second fin-shaped silicon layer 105 is described above.

Next, a gate-last manufacturing method is described, in which after an interlayer insulting film 133 is deposited, the first polysilicon gate electrode 127 a, the second polysilicon gate electrode 127 b, and the polysilicon gate line 127 c are exposed, the first polysilicon gate electrode 127 a, the second polysilicon gate electrode 127 b, and the polysilicon gate line 127 c are etched, and then a metal is deposited to form a first metal gate electrode 134 a, a second metal gate electrode 134 b, and a metal gate line 134 c.

As shown in FIG. 38, a sixth nitride film 132 is deposited for protecting the silicide 131.

As shown in FIG. 39, an interlayer insulating film 133 is deposited and then planarized by chemical mechanical polishing.

As shown in FIG. 40, the first polysilicon gate electrode 127 a, the second polysilicon gate electrode 127 b, and the polysilicon gate line 127 c are exposed by chemical mechanical polishing.

As shown in FIG. 41, the first polysilicon gate electrode 127 a, the second polysilicon gate electrode 127 b, and the polysilicon gate line 127 c are etched. Wet etching is preferred.

As shown in FIG. 42, a metal 134 is deposited and then planarized to fill, with the metal 134, portions from which the first polysilicon gate electrode 127 a, the second polysilicon gate electrode 127 b, and the polysilicon gate line 127 c have been removed. Atomic layer deposition is preferably used.

As shown in FIG. 43, the metal 134 is etched to expose the gate insulating film 126 formed on the n-type diffusion layer 115 in an upper portion of the first pillar-shaped silicon layer 110 and expose the gate insulating film 126 formed on the p-type diffusion layer 122 in an upper portion of the second pillar-shaped silicon layer 109. Consequently, the first metal gate electrode 134 a, the second metal gate electrode 134 b, and the metal gate line 134 c are formed.

The gate-last manufacturing method is described above, in which after the interlayer insulating film 133 is deposited, the first polysilicon gate electrode 127 a, the second polysilicon gate electrode 127 b, and the polysilicon gate line 127 c are exposed, the first polysilicon gate electrode 127 a, the second polysilicon gate electrode 127 b, and the polysilicon gate line 127 c are etched, and then the metal 134 is deposited to form the first metal gate electrode 134 a, the second metal gate electrode 134 b, and the metal gate line 134 c.

Next, a manufacturing method for forming a contact is described. Since a silicide is not formed in the n-type diffusion layer 115 in an upper portion of the first pillar-shaped silicon layer 110 and in the p-type diffusion layer 122 in an upper portion of the second pillar-shaped silicon layer 109, a first contact is brought into direct contact with the n-type diffusion layer 115 in an upper portion of the first pillar-shaped silicon layer 110 and a second contact is brought into direct contact with the p-type diffusion layer 122 in an upper portion of the second pillar-shaped silicon layer 109.

As shown in FIG. 44, an interlayer insulating film 135 is deposited and then planarized.

As shown in FIG. 45, a sixth resist 136 is formed for forming a first contact hole 138 on the first pillar-shaped silicon layer 110 and a second contact hole 137 on the second pillar-shaped silicon layer 109. Then, the interlayer insulating film 135 is etched to form the first contact hole 138 and the second contact hole 137.

As shown in FIG. 46, the sixth resist 136 is removed.

As shown in FIG. 47, a seventh resist 139 is formed for forming a third contact hole 140 and a fourth contact hole 141 on the metal gate line 134 c and on the first fin-shaped silicon layer 106 and the second fin-shaped silicon layer 105.

As shown in FIG. 48, the interlayer insulating films 135 and 133 are etched to form the third contact hole 140 and the fourth contact hole 141.

As shown in FIG. 49, the seventh resist 139 is removed, and the sixth nitride film 132 and the gate insulating film 126 are etched to expose the silicide 131, the n-type diffusion layer 115, and the p-type diffusion layer 122. Then, a metal is deposited to form a first contact 144, a second contact 143, a third contact 142, and a fourth contact 145.

The manufacturing method for forming contacts is described above. Since a silicide is not formed in the n-type diffusion layer 115 in an upper portion of the first pillar-shaped silicon layer 110 and in the p-type diffusion layer 122 in an upper portion of the second pillar-shaped silicon layer 109, the first contact is brought into direct contact with the n-type diffusion layer 115 in an upper portion of the first pillar-shaped silicon layer 110, and the second contact is brought into direct contact with the p-type diffusion layer 122 in an upper portion of the second pillar-shaped silicon layer 109.

Next, a manufacturing method for forming a metal wiring layer is described.

As shown in FIG. 50, a metal 146 is deposited.

As shown in FIG. 51, eighth resists 147, 148, 149, and 150 are formed for forming the metal wiring, and the metal 146 is etched to form metal wirings 151, 152, 153, and 154.

As shown in FIG. 52, the eighth resists 147, 148, 149, and 150 are removed.

The manufacturing method for forming metal wiring layers is described above.

The result of the above-described manufacturing method is shown in FIG. 1.

The resulting structure includes: the first fin-shaped silicon layer 106 formed on the substrate 101 and the second silicon layer 105 formed on the substrate 101, the first fin-shaped silicon layer 106 and the second fin-shaped silicon layer 105 being connected to each other at the ends thereof to form a closed loop; the first insulating film 107 formed around the first fin-shaped silicon layer 106 and the second fin-shaped silicon layer 105; the first pillar-shaped silicon layer 110 formed on the first fin-shaped silicon layer 106; the second pillar-shaped silicon layer 109 formed on the second fin-shaped silicon layer 105, the width of the first pillar-shaped silicon layer 110 being equal to the width of the first fin-shaped silicon layer 106 and the width of the second pillar-shaped silicon layer 109 being equal to the width of the second fin-shaped silicon layer 105; the n-type diffusion layer 118 formed in an upper portion of the first fin-shaped silicon layer 106 and a lower portion of the first pillar-shaped silicon layer 110; the n-type diffusion layer 115 formed in an upper portion of the first pillar-shaped silicon layer 110; the p-type diffusion layer 125 formed in an upper portion of the second fin-shaped silicon layer 105 and a lower portion of the second pillar-shaped silicon layer 109; the p-type diffusion layer 122 formed in an upper portion of the second pillar-shaped silicon layer 109; the silicide 131 formed in upper portions of the n-type diffusion layer 118 and the p-type diffusion layer 125 in an upper portion of the first fin-shaped silicon layer 106 and in an upper portion of the second fin-shaped silicon layer 105; the gate insulating film 126 formed around the first pillar-shaped silicon layer 110 and the first metal gate electrode 134 a formed around the gate insulating film 126; the gate insulating film 126 formed around the second pillar-shaped silicon layer 109 and the second metal gate electrode 134 b formed around the gate insulating film 126; the metal gate line 134 c connected to the first metal gate electrode 134 a and the second metal gate electrode 134 b and extending in a direction perpendicular to the first fin-shaped silicon layer 106 and the second fin-shaped silicon layer 105; and the first contact 144 formed on the n-type diffusion layer 115 formed in an upper portion of the first pillar-shaped silicon layer 110 and the second contact 143 formed on the p-type diffusion layer 122 formed in an upper portion of the second pillar-shaped silicon layer 109, the first contact 144 being in direct contact with the n-type diffusion layer 115 formed in an upper portion of the first pillar-shaped silicon layer 110 and the second contact 143 being in direct contact with the p-type diffusion layer 122 formed in an upper portion of the second pillar-shaped silicon layer 109.

As described above, it is possible to decrease a parasitic capacitance between a gate line and a substrate and provide a CMOS SGT manufacturing method for forming a nMOS SGT and a pMOS SGT from one dummy pattern using a gate-last process and provide a resulting SGT structure.

In the present invention, various embodiments and modifications can be made without deviating from the broad spirit and scope of the present invention. The above-described embodiment is illustrative of an example of the present invention, and does not limit the scope of the present invention.

In addition, it is obvious to persons skilled in the art that the technical scope of the present invention includes an embodiment where the conductivity types of p-type (including p+ type) and n-type (including n+ type) are reversed to those in the above description. 

The invention claimed is:
 1. A semiconductor device comprising: a first fin-shaped silicon layer on a substrate; a second fin-shaped silicon layer on the substrate, where the first fin-shaped silicon layer and the second fin-shaped silicon layer correspond to the dimensions of a sidewall pattern around a dummy pattern; a first insulating film around the first fin-shaped silicon layer and the second fin-shaped silicon layer; a first pillar-shaped silicon layer on the first fin-shaped silicon layer; a second pillar-shaped silicon layer on the second fin-shaped silicon layer; an n-type diffusion layer in an upper portion of the first fin-shaped silicon layer and a lower portion of the first pillar-shaped silicon layer; an n-type diffusion layer in an upper portion of the first pillar-shaped silicon layer; a p-type diffusion layer in an upper portion of the second fin-shaped silicon layer and a lower portion of the second pillar-shaped silicon layer; a p-type diffusion layer in an upper portion of the second pillar-shaped silicon layer; a gate insulating film around the first pillar-shaped silicon layer; a first metal gate electrode around the gate insulating film; a gate insulating film around the second pillar-shaped silicon layer; a second metal gate electrode around the gate insulating film; a metal gate line connected to the first metal gate electrode and to the second metal gate electrode and extending in a direction perpendicular to the first fin-shaped silicon layer and the second fin-shaped silicon layer. 